Abstract-Incremental sigma-delta (IΣ∆) analog-to-digital converters (ADCs), which are essentially Σ∆ ADCs with periodic resetting, are well suited for low-power low-speed biosensor applications. In recent years, the potential advantage in terms of power dissipation of continuous-time (CT) IΣ∆ ADCs have been explored. This paper analyzes the impact of feedback digitalto-analog converters (DACs) on the performance of CT IΣ∆ ADCs. Different feedback DAC schemes are firstly analyzed and then evaluated by employing them in a 3 rd order singlebit CT IΣ∆ ADC. Simulation results are discussed considering the trade-off between the timing error sensitivity and the power consumption, thereby offering a reference for selecting a power efficient feedback DAC scheme.
I. INTRODUCTION
Unlike conventional Σ∆ ADCs that process input signals continuously, incremental Σ∆ ADCs reset their memory elements before each conversion, and hence can offer sampleby-sample conversions as Nyquist-rate ADCs [1] . Historically, incremental Σ∆ ADCs have been developed for instrumentation and measurement (I&M) applications. Among these applications, biosensors, which typically feature a low frequency input signal from a few hertz to a few kilo hertz [2] , is a recent research hot spot. Compared with traditional I&M applications, biosensors are more power-constrained since they are mostly powered by small battery or even self-powered by harvested energy.
Majority of the published works on incremental Σ∆ (IΣ∆) ADCs employ discrete-time (DT) loop filters. Only recently, continuous-time (CT) implementations have been explored, with the aim of reducing the power consumption. Similar to traditional CT Σ∆ ADCs, CT IΣ∆ ADCs have relaxed settling and bandwidth requirements on their integrators [3] . As in the CT Σ∆ ADCs, the CT Σ∆ ADCs suffer from similar design challenges, e.g., the increased sensitivity to nonidealities in the feedback DACs compared with their DT counterparts. The most critical DAC nonidealities are timing errors that alter the width and position of the feedback DAC waveforms, known as clock jitter and excess-loop-delay (ELD) [4] .
In literature, there are theoretical and experimental analysis on the DAC timing error sensitivity of CT Σ∆ modulators [5] [6] [7] [8] [9] . However, for low-power low-speed applications, CT IΣ∆ ADCs have specific challenges which need to be addressed and analyzed. Firstly, even for the relatively low sampling frequency used in these applications, the tolerance range of timing error in feedback DACs needs to be identified to ensure a robust design. Moreover, the resetting operation in IΣ∆ ADCs would introduce some issues and differences compared with the Σ∆ ADCs. Most importantly, the power consumption is a big concern in biosensors and thus some design trade-offs should be considered.
In this paper, the sensitivity to timing errors of representative feedback DAC schemes in CT IΣ∆ ADCs are analyzed. Additionally, their impact on speed and bandwidth requirements for the active blocks in the modulator are examined. The paper is organized as follow. Section II introduces the feedback DAC schemes included in this study. The sensitivity to jitter and ELD is analyzed, and the differences induced by the incremental mode of operation are illustrated. The impact of various DAC schemes on the 1 st integrator are also presented. In section III, a CT IΣ∆ ADC, which employs different DAC schemes, is simulated using Matlab/Simulink and Verilog-A models. These results are compared and discussed considering low-power low-speed biosensor applications. Section IV finally concludes the paper.
II. DAC NONIDEALITIES IN CT IΣ∆ ADCS
The 3 rd order single-bit CT IΣ∆ ADC [3] given in Fig.  1 is used as a demonstration vehicle for this analysis. The input signal is sampled at the rate of f S /M and then held for the entire conversion cycle, T S × M . The modulator runs at the clock rate of f S and its integrators are reset every M clock cycles. At the end of each conversion, the modulator output is digitized by the digital filter which is also reset every M clock cycles. Here, the number of clock cycles in each conversion, M , is equivalent to the oversampling ratio (OSR) in conventional Σ∆ ADCs.
The sensitivity to clock jitter is one of the most significant DAC nonidealities from which the CT implementation suffers. The jitter sensitivity depends on the waveform of feedback DAC scheme, as shown in Fig. 1 . The selected feedback DACs can be divided into two categories: the commonly used rectangular DACs including non-return-to-zero (NRZ), halfreturn-to-zero (HRZ), and return-to-zero (RZ) [5] ; and the exponentially decaying DACs including switched-capacitorresistor (SCR), full clock period SCR (FSCR), and switchedcapacitor switched-resistor (SCSR) [6] [7] [8] . in-band-noise (IBN) can be estimated as [9] :
where a 1 is the feedback coefficient of the corresponding DAC and b 1 is the feedforward coefficient from the modulator input. All DAC waveforms are assumed to transfer the same amount of feedback charge per clock period, and thus we have a 1 /b 1 =1 for NRZ DAC, a 1 /b 1 =2 for HRZ and RZ DACs, and
for exponentially decaying DACs. A is the activity factor that is around 0.7 for NRZ and equals 2 for others [5] . I DAC is the normalized peak amplitude of each DAC pulse, and P denotes the pulse transition amplitude factor which equals 2 for NRZ and 1 for the others. α and β are the normalized starting and ending time instants of the DAC pulse, and γ is the normalized time instant when the exponential decaying begins. τ is the time constant of the exponential decaying. σ j is the clock jitter standard deviation. For rectangular DACs, γ = β and τ → ∞.
For exponentially decaying DACs, τ = 0.2 T S . For SCR and SCSR, γ = 0.5 T S , while for FSCR γ = 0. In this study, only α and β are jitter affected. Another timing error that affects the performance of the CT implementation is the ELD. The constant delay t d can be normalized as τ d = t d /T S . For HRZ, RZ, SCR, and SCSR DACs, only coefficient mismatch is induced, which mainly leads to increased IBN [4] , as long as their delayed waveforms don't exceed the next sampling instant, i.e., β + τ d < α + T S . For NRZ and FSCR DACs, on the other hand, any delay in their waveforms would alter the impulse response of the DAC, and consequently the transfer function of the loop filter. When τ d > 0, the order of the equivalent DT modulator is incremented, which leads to reduced stability and degraded noise shaping performance [4, 5] . The ELD mainly stems from the non-zero time for the quantizer to generate outputs and the finite response time of the DAC. The value of τ d depends on the speed of the transistor, f T , the clock sampling frequency, f S , and the number of transistors in the feedback path, n t . τ d can be estimated as [5] :
Considering the typical frequency bandwidth of biosensor signals (i.e., less than few kHz), f S is on the order of hundreds of kHz. Also considering a power efficient design, the transistors are generally biased at the operation point where f T is in the range of tens of MHz to a few GHz. By rough estimation, f S /f T would be very small, i.e., less than 1%. Typically, only a few transistors would switch in the feedback path. Thus, n t 10 and τ d should be less than 10%. For IΣ∆ modulator, a resetting cycle appears periodically every M clock cycles, as depicted in Fig.2 (a) . For DACs that starts immediately at the rising edge of the clock, i.e., the NRZ, RZ and FSCR DACs, the resetting operation may induce error under certain circumstances. For instance, as shown in Fig. 2  (b) , when the NRZ DAC waveform is only affected by clock jitter, there is a 50% chance that the next rising edge of the jittered clock takes a sample before the next modulator output data arrives, i.e., a zero-value is sampled from the resetting period, 2T S ∼ 3T S , instead of the expected sample from 3T S ∼ 4T S . Hence, a large error with an integrated area of the entire clock period, T S × V ref , is introduced. Taking this error into account, the jitter induced IBN for NRZ DAC operating in the incremental mode can be estimated as:
where the second term denotes the noise contribution from the resetting cycle. On the other hand, the DAC waveforms that use only the second half of the clock period, e.g., the SCR and HRZ DACs, do not suffer from such an error, as long as their jittered edge varies less than 50%T S . Generally, DACs that start at a certain time instance, e.g., the SCSR DAC where α σ j , are free from this error. Similarly, as long as the ELD of the DAC is larger than the variation of the clock jitter, the aforementioned error can be avoided for all DAC schemes. It is also worth mentioning that in most cases the IΣ∆ ADC achieves lower signal-to-quantization-noise-ratio (SQNR) than traditional Σ∆ ADC. It has been illustrated in [10] that an IΣ∆ ADC has higher in-band quantization noise than a Σ∆ ADC with the same modulator order and OSR. The increased quantization noise floor in the incremental case, in turn, relaxes the requirement on jitter and ELD induced IBN.
As it can be indicated from Eq. (1), the charge injected by the exponentially decaying DACs is less sensitive to clock jitter. However, we can appreciate from Eq. (2) that their feedback coefficient a 1 would be significantly larger than for rectangular DACs to transfer the same amount of charge. The increased coefficient gives rise to a linear error if the integrator has finite gain bandwidth (GBW); a non-linear error when the integrating op-amp is slew-rate (SR) limited. The integrator gain error (GE) induced by finite GBW and the minimum required op-amp SR can be respectively expressed as [4, 6] :
where u is the input signal amplitude and V ref is the DAC reference voltage. It can be appreciated from Eq. (5) and (6) that the larger the feedback coefficient a 1 is, the higher GBW and SR requirements are imposed on integrators.
III. SIMULATION RESULTS AND DISCUSSIONS
The theoretical analysis is complemented by behavioral simulations of the 3 rd order 1-bit CT IΣ∆ ADC (shown in Fig. 1 ) where different schemes are employed for the feedback DAC. The modulator is reset before processing each sampled input and then runs continuously for M cycles. Considering a typical biosensor application which features a resolution of 10-bit and an input signal bandwidth of 4 kHz, M = 40 is chosen in simulations. The CT loop filter coefficients c 1 , c 2 and c 3 are derived for different feedback DACs by using the impulse-invariant transformation (IIT). For each DAC scheme, IIT is also used to obtain the transfer function of the digital filter, DF (z), following the method described in [3] .
The DAC's sensitivity to timing error and its impact on the signal-to-noise-and-distortion ratio (SNDR) performance are evaluated in Matlab/Simulink environment. The CT IΣ∆ ADC employing different DAC schemes is firstly simulated under the influence of ELD. As explained in sec. II, τ d can hardly exceed 10% according to Eq. (3). Fig. 3 (a) shows that no significant variation in SNDR is observed with the t d swept up to 10%T S . Thus, ELD does not play a deterministic role in this application. The CT IΣ∆ ADC is then simulated under the influence of clock jitter. The amount of jitter is varied in the range of σ j = 0.0001%T S ∼ 1%T S , corresponding to 3.125 ps ∼ 31.25 ns. This root-mean-squared jitter range is readily achievable when the sampling clock is derived directly from crystal oscillators. Fig 3 (b) shows the simulated SNDR with only clock jitter introduced. The significant performance degradation of NRZ, RZ and FSCR DACs has a good matching with the estimation given by Eq. (4). It also presents the same trend of jitter sensitivity as predicted by Eq. (1) for HRZ, SCR, and FSCR DACs . Fig 3 (c) shows the simulated SNDR under the influence of clock jitter for a fixed ELD of 10%T S . As previously analyzed, the error induced by the resetting is eliminated by introducing a certain ELD. It also indicates that the jitter induced IBN begins to dominate the noise contribution when σ j = 0.01%T S for RZ and HRZ; σ j = 0.1%T S for NRZ; and σ j = 1%T S for exponentially decaying SCRs.
To investigate the impact of DAC schemes on integrator nonidealities, the CT IΣ∆ ADC with different DACs is modeled in Verilog-A and simulated using Cadence Spectre. Only the 1 st integrator is examined here, since it generally consumes the highest power and errors entering this stage are not suppressed by noise shaping. The normalized unity-gainbandwidth (UGB), DC gain and transconductance needed for the feedback Gm cell (G m,f b ) in the 1 st integrator, assuming a Gm-C implementation (as shown Fig. 1 ) are presented in Table I . The simulated SNDR under the influence of finite SR of the G m,f b in the 1 st integrator are compared in Fig. 4  (a) and (b) for rectangular DACs and exponentially decaying DACs, respectively. Simulation results confirm the previous theoretical analysis by showing that the rectangular DACs impose less design requirements on the 1 st integrator compared with the exponentially decaying DACs. Obviously, the price to pay for relaxed requirements, and consequently possible lower power consumption, is the increased sensitivity to timing error, especially clock jitter, according to Fig. 3 . As an example, the power spectral density (PSD) for each DAC scheme is presented in Fig. 5 , where nonidealities (i.e., ELD, clock jitter and SR) are introduced for each case. While the ELD and clock jitter show their timing error sensitivity, the SR determines the biasing current needed in the opamp, which is an indicator of power consumption. RZ and HRZ are the most sensitive to clock jitter while their SR requirements are slightly higher than for NRZ. SCR imposes the most stringent SR requirement, which may not be very attractive option for this power-constrained application. SCSR achieves a good trade-off between timing error sensitivity and SR requirement, however, the complexity of its circuit implementation would introduce extra power consumption. In terms of timing error immunity, FSCR is the best, however, the speed requirement is the highest. In general, for the relatively low speed biosensor applications, NRZ appears a good candidate due to its best power efficiency. The target resolution is obtained with very low requirements on the 1 st integrator and acceptable clock jitter values. In addition, a NRZ feedback DAC can be easily implemented with standard circuitry. The resetting induced error can be avoided, for instance by guaranteeing a certain ELD. Using NRZ DAC results in inter-symbol interference (ISI) in traditional CT Σ∆ ADCs [11] . This is not a problem for the incremental mode, as each sample is converted independently. For the modulator topology shown in Fig. 1 in particular, there is another advantage of choosing the NRZ over other schemes. Only when using the NRZ DAC scheme, the quantization error of the CT IΣ∆ modulator is input signal independent [12] .
IV. CONCLUSION
In this paper, the impact of feedback DACs on the performance of CT incremental Σ∆ ADCs has been analyzed with an emphasis on biosensor applications. Different DAC schemes have been studied comparatively through theoretical analysis and behavioral simulations. The criteria for comparison are the immunity to timing errors and the influence on circuit requirements. In addition, by considering a typical testcase, the feedback DAC schemes have been further discussed, aiming to provide hints on achieving a power aware solution.
